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We report the fabrication of high performance nanowire transistors NWTs using In2O3 nanowires
as the active channel and a self-assembled nanodielectric SAND as the gate insulator. The
SAND-based single In2O3 NWTs are controlled by individually addressed gate electrodes. These
devices exhibit n-type transistor characteristics with an on-current of 25 A for a single In2O3
nanowire at 2.0Vds, 2.1Vgs, a subthreshold slope of 0.2 V/decade, an on-off current ratio of 10
6, and
a field-effect mobility of 1450 cm2 /V s. These results demonstrate that SAND-based In2O3 NWTs
are promising candidates for high performance nanoscale logic technologies. © 2008 American
Institute of Physics. DOI: 10.1063/1.2937111
Recently, there have been several studies of nanowire
transistors NWTs aimed at achieving high performance and
reliable transistor response characteristics. One potential ap-
plication of NWTs is to replace polysilicon poly-Si or
amorphous-silicon -Si thin-film transistors TFTs cur-
rently used in displays, sensors, solar cells, and other opto-
electronic devices.1–4 NWTs have several attractions versus
poly-Si TFTs and -Si TFTs, in terms of high mobility, op-
tical transparency for large band-gap nanowires, and me-
chanical flexibility. These characteristics could allow higher
frequency TFT operation and enable flexible/transparent
electronics. For instance, future light-emitting diode-based
displays could be integrated with optically transparent win-
dows and/or operate at far lower power by enhancing the
pixel aperture ratio. The latter parameter can be increased,
for a given pixel spacing, by either stacking transparent TFT
layers or significantly reducing the area required for the drive
transistor. However, consideration of the NW-based device
performance metrics reported to date reveals that there is
significant room for improvement before NWT-derived driv-
ing and switching elements can be assembled into useful
electronic circuits. Among several possible semiconducting
nanowire materials, In2O3 is one of the most promising be-
cause of its easy access, chemical stability, and wide band
gap 3.6 eV.5–8 This combination of unique materials prop-
erties and the fundamental advantages of the quasi-one-
dimensional nanowire electronic structure underscore the po-
tential of In2O3 NWTs for advanced electronic applications
requiring high transistor performance, optical transparency,
and mechanical flexibility. In this study, we report signifi-
cantly enhanced performance metrics for NWTs consisting
of individual In2O3 nanowires as channels combined with a
self-assembled organic nanodielectric9 SAND as the gate
insulator. The present SAND-based In2O3 NWTs demon-
strate considerable advances in performance over previously
reported NWTs employing In2O3 or other mid/wide bandgap
NWTs, especially in terms of greatly improved field-effect
mobility and high on-current densities.10–16
A cross-sectional view of the present NWT structure is
shown in Fig. 1a. Starting with a Corning 1737 glass sub-
strate coated with a 500 nm SiO2 buffer layer, individually
addressable, transparent indium tin oxide ITO bottom-gate
electrodes were deposited by ion-assisted deposition and
photolithographically patterned. This individually address-
able gate structure affords a high level of circuit integration
aAuthor to whom correspondence should be addressed. Electronic ad-
dresses: janes@ccn.purdue.edu and david.b.janes.1@purdue.edu.
FIG. 1. Color online SAND-based In2O3 NWTs. a Cross-sectional view
of the device structure. b Top-view FE-SEM images of the device region.
Scale bar=1.5 m. c Source/nanowire/drain cross-section band diagram at
Vgs=0 V.
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using NWTs. The SAND gate dielectric 15 nm was then
deposited using a layer-by-layer wet chemical process and
provides a large capacitance of 180 nF /cm2 with an elec-
tric breakdown field of 7 MV /cm. The conformal SAND
provides excellent edge coverage, resulting in low interlayer
leakage in the gate and source-drain overlap regions. This
high performance gate dielectric allows the channel potential
to be modulated at relatively low gate voltages. The In2O3
nanowires, which were synthesized via laser ablation,10 are
not intentionally doped, but are believed to be lightly n type.
The nanowires were suspended in isopropanol solution and
then deposited onto the patterned substrates. Aluminum
source/drain electrodes 130 nm were then deposited by
electron-beam evaporation. Figure 1b shows a field-
emission scanning electron FE-SEM micrograph of a single
In2O3 nanowire confined between the source/drain elec-
trodes. The diameter and length of the In2O3 nanowires are
20 nm and 1.5 m, respectively. The corresponding band
diagram source/NW/drain cross section for an aluminum
contact structure for a NWT at Vgs=0 V is shown in Fig.
1c. The electron affinity of In2O3 In2O3 is 3.7 eV, and the
bulk Fermi level position for moderate doping is estimated to
be Ee-Ef=0.6 eV, yielding an effective work function
In2O3 =4.54 eV for n-type material. Al source/drain contacts
Al=4.28 eV are therefore expected to form relatively low
interface barrier heights to n-type In2O3 NWs.
The present In2O3 NWTs exhibit excellent n-type tran-
sistor characteristics. All the NWT performance parameters
reported here correspond to devices treated with ozone on
the nanowire regions17 with O2 plasma polishing on the
source-drain contact region to maximize device performance.
Figure 2a shows the drain current versus gate-source volt-
age Ids-Vgs characteristics for a representative single In2O3
NWT, on both linear and semilog scales, as well as the mea-
sured field-effect mobility inferred from the transconduc-
tance gm at the respective gate voltage. The device exhibits
a subthreshold slope S of 0.2 V/decade, an on-off current
ratio Ion / Ioff of 106, and a threshold voltage Vth of 0.0 V.
The drain current versus drain-source voltage Ids-Vds char-
acteristics of a representative NWT are shown in Fig. 2b.
These devices exhibit no evidence of saturation of the Ids in
the investigated potential bias range and exhibit an
Ion25 A for the single In2O3 nanowire at Vds=2.0 V,
Vgs=2.1 V, respectively. Although a possible mechanism for
the nonideal Ids-Vds curve at high gate voltages might be
ascribed to nanowire body leakage, in fact the measured
leakage current through the SAND layer is only 30–40 pA at
4 V, indicating negligible leakage current through the gate
dielectric. In order to allow direct comparison to other re-
ported transistor performance data, including other NWTs,
Ion can be expressed in terms of a current density of
8106 A /cm2, assuming uniform current flow throughout
the nanowire cross section. The current per unit channel
width is greater than 1 mA /m, considering only the diam-
eter of the nanowire. Importantly, this current level for a
single nanowire is sufficient to drive a 17654 m2 size
AMOLED pixel at 300 cd /m2 in current-generation elec-
troluminescent technologies.
The field-effect mobility is extracted from the measured
gm and the calculated gate-to-channel capacitance
Ci=20keffL /cosh−11+ tox /r using =dIds /dVgs
L2 /Ci1 /Vds, where the effective dielectric constant of
SAND keff is 3.0, the device channel length L is
1.5 m, and the radius r of the In2O3 NW is 10 nm. The
measured gm at Vd=0.5 V, along with a Gaussian fit to the
data, is illustrated in Fig. 3a. The gm peaks at 5.87 S, at
Vg1 V, and falls off with increasing gate voltage. The cor-
responding  is plotted versus gate bias in Fig. 2a and
varies from 1450 cm2 /V s to 300 cm2 /V s over the
measured gate bias range. The peak mobility values of two
other devices with from the same sample batch, with nomi-
nally identical structures, are 1200 and 1170 cm2 /V s The
peak value, which is typically quoted as the mobility in com-
parable devices, significantly exceeds In2O3 NW mobilities
=6.93–279 cm2 /V s reported in other devices10–13 and in
single-crystal In2O3 160 cm2 /V s.
18 It is expected that
the NW single-crystal nature along with the quasi-one-
dimensional electronic structure, which inhibits low-angle
scattering, contributes to the very large FET mobility. In ad-
dition, the SAND gate dielectric has previously been found
to enable high performance in other oxide NWs.19
Several aspects of the observed current-voltage charac-
teristics can be attributed to the effects of the contacts. While
an ideal long-channel metal-oxide-semiconductor field-effect
transistor MOSFET model describes the low Vds data, the
behavior at large Vds deviates from the ideal MOSFET model
both in terms of the nonsquare law relationship versus Vgs
and the relatively large drain conductance. Based on calcu-
lated electrostatic screening lengths,20 the characteristic
length over which the bands bend at the metal-
semiconductor M-S contact interface, as illustrated in Fig.
1c, is estimated to be 30 nm. This characteristic length
FIG. 2. Color online Measured characteristics of a representative SAND-
based In2O3 NWT. a Drain current versus gate-source voltage Ids-Vgs
characteristics at Vd=0.5 V. Green, red, and blue data points correspond to
linear-scale Ids-Vgs, log-scale Ids-Vgs, and and mobility . b Drain current
vs drain-source voltage Ids-Vds characteristics for various values of Vgs
−0.3 to 2.1 V in 0.3 V steps.
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would be reduced by channel charge induced by the gate
potential or due to donor doping, which typically arises from
oxygen vacancies in metal-oxide semiconductors. For this
range of barrier thicknesses, it is expected that the contact
behavior would be dominated by thermionic-field
emission,21 which would yield a nonlinear current-voltage
characteristic for the M-S contacts. A prior study on NW
transistors indicated that the effects of such a barrier in series
with the channel included a roll-off in transconductance with
increasing gate bias,22 comparable to that observed in the
present study. Figure 3b shows the measured channel con-
ductance gd versus gate voltage for various values of Vd.
Linear series/contact resistance effects, would be expected to
result in a saturation of gd with increasing Vg.
23 However, no
saturation is observed, indicating that linear series resistance
effects are not dominant factors in the current-voltage I-V
characteristics over the present bias range. The curves in Fig.
3b for low Vd values are somewhat superlinear, likely due
to increasing conductance of the M-S contact barriers with
increasing gate bias. These observations are consistent with
the modest, but nonzero, M-S contact barrier illustrated in
Fig. 1c.
In conclusion, high performance, transparent NWTs
have been fabricated using single In2O3 nanowires as the
active channel, a SAND layer as the gate insulator, alumi-
num as source-drain electrodes, and ITO as the gate elec-
trode. The single In2O3 NWTs were operated by individually
addressable gate electrodes, which represents a significant
advance toward circuit fabrication, and outstanding NWT de-
vice performance metrics were obtained using a SAND gate
dielectric and proper processing of the In2O3 nanowire. As a
result, we achieved significantly enhanced In2O3 NWT de-
vice performance and a significantly greater mobility than
observed in poly-Si TFTs and -Si TFTs. Since it is desirable
to obtain high  and a steep S to fabricate rapid-switching
transistors and high-speed logic circuits, these results indi-
cate that SAND-based In2O3 NWTs can support the require-
ments of such devices.
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